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Abstract—This paper deals with a proposal of a carrier
redistribution PWM and its comparison with a phase
disposition PWM (PDPWM) and carrier redistribution
PWM for a multilevel converter dedicated to high power
medium voltage electric drives. The converter topology is
based on a cascaded connection of two-level inverters, the
so called dual inverter. The well known phase disposition
PWM for multilevel converters is modified for the above
mentioned topology and its derivation as carrier redis-
tribution PWM (CRPWM) strategy is employed. The
proposed CRPWM enables the reduction of unbalanced
load of the power electronics switches and increasing in
the maximum output power rate. The functionality of the
proposed PWM strategy has been verified on a simulation
model of the converter as well as by experiments. The
proposed PWM strategy has been compared with the
standard PDPWM according to selected criteria such as
total power losses, balanced load of switching devices and
THD of phase load voltage waveforms.
Index Terms—Multilevel converter, dual inverter, car-
rier redistribution, phase disposition, PWM, power losses,
THD.
INTRODUCTION
As the demands of industry applications on power
electronics have increased in last decades, the mul-
tilevel converter (MLC) topologies became popular.
In multilevel configurations, the dc voltage is divided
among a number of components, therefore the voltage
stress on power semiconductors is lower, the output
voltage steps during switching is lower and the ampli-
tudes of harmonics in side band are reduced [1].
There are many known topologies of multilevel con-
verters. The best known typical configurations are neu-
tral point clamped converters (NPC), flying capacitors
converters (FLC), cascaded H-bridges (CHB), modular
multilevel converters (M2LC) [2], [3], [4]. Each of the
mentioned configurations has different advantages. The
advantage of the M2LC is a simple process of scaling
output voltage levels by linear addition of identical
modules. However, the conduction losses of the M2LC
are increased by a circulating current caused by un-
balanced capacitor voltages. Moreover, the capacitor
voltage ripple depends on the output frequency and it
is higher for the lower output frequencies.
NPC, FLC and CHB do not have any circulating
currents, however in the FLC and NPC respectively
the additional number of elements is required. The
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advantage of the FLC and the CHB over the NPC is the
number of redundant switching combinations which
allow a dc circuit voltage balancing [5]. Moreover,
the CHB does not have any additional capacitors or
diodes. However, the main drawback of the CHB is
requirement of separated dc circuit per each cell [6].
A simple modular solution to decrease the number of
dc circuits can be a multilevel converter represented by
the so called dual two-level inverter connection with
separated dc sources with equivalent dc sources the dc
voltage balancing is not an issue [7].
These topologies could be controlled by several
modifications of pulse width modulation known as
phase shifted PWM (PSPWM), phase disposition
PWM (PDPWM) and space vector PWM [8], [9], [10].
Previous research has demonstrated that the average
transistor switching frequency of PDPWM is lower
than the average transistor switching frequency of
PSPWM. However, the disadvantage of the PDPWM
is an unbalanced load of IGBTs [11]. Using the
PDPWM, the unbalanced voltage in the dc circuit
can appear, and this leads to higher voltage stress on
switching elements and the shorter lifetime of capaci-
tors [12]. Therefore, several modifications of PDPWM
techniques, such as the selective loop bias mapping
PDPWM (SLBM-PDPWM), the carrier redistribution
PWM and the multiple carrier modulation with dc
stack current injection modulation have been developed
and presented in [13], [14], [15]. These methods are
able to reduce the unbalance of capacitor voltages for
several MLC topologies including FLC, NPC, CHB.
As shown in chapter , some of these modifications
can be used to achieve balanced load of IGBTs and to
increase the maximum output power rate of the dual
level inverter with equal separated dc sources.
The goal of this paper is to propose a CRPWM
based control for the dual inverter and to verify that
the proposed CRPWM has the balanced load of semi-
conductor switches (IGBTs). The paper also seeks to
compare this control method with the PDPWM for
the dual inverter with separated dc link multilevel
topology.
DUAL INVERTER TOPOLOGY
The topology of the multilevel converter based on
a dual inverter topology is shown in Fig. 1. This
topology requires lower number of dc voltage sources
(dc capacitors) and does not have any clamped diode or
capacitors. Furthermore, the dual inverter does not need
to be connected to the middle of dc link capacitors,
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Figure 1. Topology of dual two-level inverter.
Figure 2. The basic principle of PDPWM technique.
therefore 64 switching combination are allowed. The
voltage balancing is not necessary and the load can
be balanced among transistors with appropriate control
method.
PULSE WIDTH MODULATION STRATEGIES
DESCRIPTION
Phase Disposition PWM (PDPWM)
PDPWM is a modulation technique utilizing level
shifted carriers. The number of carriers depends on
the number of converter levels. The PDPWM for the
dual converter needs two triangular carriers and one
reference signal. The third harmonic can be added
to the reference signal to increase maximum voltage
in the linear modulation area. As shown in Fig. 2,
the upper carrier assumes values from 0 up to 1 and
the lower one in the interval from -1 up to 0. Both
carriers have the same phase shift. The transistors are
switched as follows: In phase a, the transistors of the
left converter T1 and T2 are allowed to be switched
when the reference signal is in the interval of the upper
carrier. The transistors of the right converter T7 and
T8 can be switched when the reference signal is in
interval of the bottom carrier. If the reference signal
is higher than upper carrier, transistor T1 is turned on,
otherwise the T2 is turned on and T1 is turned off.
If the reference signal is higher than bottom carrier,
transistor T8 is turned on, otherwise T7 is turned on.
Carrier Redistribution PWM (CRPWM)
The basic principle of a CRPWM for phase a
is shown in Fig. 3. The CRPWM is based on the
PDPWM, however in CRPWM, the carriers are com-
posed of two different signals. The first is a zero
constant and second is a triangular waveform with
variable bias. The bias is changed according to the
reference signal. If the reference signal is positive, than
the bias is 0, otherwise the bias is -1. To balance the
losses of IGBTs, the signals of the carriers are changed
once per each period of the reference signal. To avoid
Figure 3. The basic principle of CRPWM.
an increasing in the number of switching, the signal
is changed at zero of triangular waveform, when the
voltages va1g1 and va2g2 are equal.
COMPARISON OF PWM STRATEGIES
To compare the standard PDPWM and the proposed
CRPWM methods the three criteria have been selected
as: the total harmonic distortion of the phase load
voltage, power losses of the converter, and their distri-
bution among the transistors.
Total harmonic distortion of phase load voltage
For the comparison of the output voltage quality the
simulation were carried out with parameters: RL load
with resistance RL = 1Ω, phase load inductance LL =
1mH , dc supply voltage Vdc1 = Vdc2 = 375V , output
frequency fout = 50Hz, carrier frequency fPWM =
1kHz and modulation depth m = 0.9. The simulated
phase load voltage vLa and current ia waveforms of
both modulation strategies are shown in Fig. 4 and
5 respectively. The experimentally measured transistor
control signals and line to line voltage are shown in
Fig. 6 and 7 respectively. The transistor control signals
corresponds with the phase to ground voltages va1g1,
va2g2, vb1g1, vb2g2. The phase to ground voltages are
used to obtain line to line vab are shown in Fig. The
line to line voltage is given by formula:
vab = va1g1 − va2g2 − vb1g1 + vb2g2 (1)
It can be seen from those figures that both PDPWM
and CRPWM techniques have different phase to
ground voltage waveforms. However, line to line, phase
load voltage and current waveforms are equal. To
quantify the output voltage quality a calculation of
voltage total harmonic distortion THDu has been
performed. The formula that describes THDu is as
follows:
THDu =
√∑40
i=2 V
2
L (i)
VL (1)
, (2)
where i is number of harmonics and VL represents
the phase load voltage.
The result of calculation shown in tab. I indicates
that quality of spectral of output voltage in converter
controlled CRPWM is nearly equal.
Figure 4. Simulated phase load voltage and current of PDPWM.
Figure 5. Simulated phase load voltage and current of CRPWM.
Power losses
A series of simulations was carried out to determine
dependency of IGBT power losses on a modulation
depth and on a power factor. To determine the de-
pendency on the modulation depth, the parameters of
simulation were set to RL = 0.2Ω, LL = 0.2mH ,
Vdc = 750V , fPWM = 1kHz, fout = 50Hz, constant
junction temperature 40◦C and IGBT module No.
FZ750R65KE3T produced by the Infineon company
was selected. For determination of the dependency
on the power factor the impedance of the load was
selected as 0.21Ω and RL, LL were changed to match
different values of power factors.
The total average losses for modulation depth of 0.9
are shown in tab. I. The total power losses of both
modulations are nearly equal. Moreover, as can be seen
in Fig. 10, depending on modulation depth, the power
losses of both modulation are rising with increasing
Table I
THDU AND POWER LOSSES COMPARISON
Modulation strategy THDu [%] Average power losses [W]
PDPWM 19.91 45.21
CRPWM 19.86 45.33
Figure 6. Measured waveform of line to line voltage, (red) and
phase to ground voltage va1g1(cyan), va2g2 (blue), vb1g1 (green),
vb2g2(magenta) of PDPWM.
Figure 7. Measured waveform of line to line voltage, (red) and
phase to ground voltage va1g1(cyan), va2g2 (blue), vb1g1 (green),
vb2g2(magenta) of CRPWM.
modulation depth and are equal over the full range of
modulation depth.
However, it appears from Fig. 8 and 9, that the
CRPWM has balanced power losses among all of
the transistors and the maximum difference of power
losses between two transistors is approximately 30W .
On the contrary in the PDPWM the load of transistors
is unbalanced and the difference is approximately
410W . Therefore, maximum power losses of IGBT
in converter controlled by the PDPWM are 3.96kW
and in the case of control by the CRPWM the losses
are 3.79kW only. Furthermore, as can be seen in Fig.
10, the difference in maximum transistor power losses
depending on modulation depth is the most significant
around modulation depth of 0.5. Considering results
shown in Fig. 12, the maximum transistor power losses
are also dependent on the power factor. In the converter
controlled by the CRPWM, the losses decrease with
decreasing power factor, however, in the PDPWM, the
losses increase with decreasing power factor.
Figure 8. Average power losses of T1-T6 with modulation depth
0.9.
Figure 9. Average power losses of transistor T7-T12 with modula-
tion depth 0.9.
Figure 10. Dependency of Total power losses on modulation depth.
Figure 11. Dependency of power losses of transistor with the highest
load on modulation depth.
CONCLUSION
This paper analyzes both the standard PDPWM and
a modified PDPWM algorithm for the so called dual in-
verter composed of two cascaded connected two-level
three-phase converters. The modified modulation strat-
egy is widely used as the carrier redistribution PWM
(CRPWM) for multilevel converters. This modulation
strategy has been adopted for the dual inverter topology
in this research and it has been deeply analyzed and
compared with a widely used basic phase disposition
PWM (PDPWM). The total harmonic distortion of
the output voltage obtained by both control strategies
are comparable, however, the losses load among the
switching devices (IGBTs) in the converter controlled
by the proposed CRPWM are lower. Furthermore, in
the dual converter controlled by the CRPWM, it is also
possible to enhance the output power range. The total
losses distribution among the power electronics devices
is also better for smaller power factors and also for
middle modulation depths. The described theoretical
assumptions have been verified by simulations as well
as by basic measurement on a real time system with
DSP TMS320F28335.
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